The increasing speed and complexity of today's designs implies a significant increase in the power consumption of the verylarge scale integration (VLSI) of chips. To meet this challenge, researchers have developed many different design techniques to reduce the power. Adiabatic switching principle is one of the important circuit design technique, which reduces the power consumption compared to conventional CMOS. This paper presents a 8:1 multiplexer based on adiabatic switching principle that uses a pair of complementary split-level sinusoidal power supply clocks for digital low power applications. Some standard adiabatic logic styles like PFAL, ECRL, 2n2n2p are investigated, but the proposed logic is better. The simulation is carried out in TSPICE software at 0.5 μm CMOS technology for frequency range 200MHz -800MHz.
Introduction
With the widespread use of mobile, hand-held and wireless electronics devices, the demands for the innovations of lowpower VLSI arise. For most of the digital circuits today, CMOS logic scheme has been the technology of choice for Implementing low-power systems. As the clock and logic speeds increase to meet the new performance requirements, the energy requirement of CMOS circuits are becoming a major concern in the design of these devices. The word adiabatic comes from a Greek word that is used to describe the thermodynamic processes. In thermodynamic process, there is no heat exchange with the environment and therefore, no energy loss in the form of dissipated heat.
In real life computing, such ideal process cannot be achieved because of the presence of the dissipative elements like resistances in the circuit. However, one can achieve very low energy dissipation by slowing down the speed of operation and only switching transistors under certain conditions. The signal energies stored in the circuit capacitances are recycled instead, of being dissipated as heat. The adiabatic logic is also known as recovery CMOS [1] .
Adiabatic logic has an important advantage over the conventional CMOS, i.e. the power dissipation in the adiabatic logic is less compared to conventional CMOS.
Each power-clock cycle, as shown in fig.1 , consists of four intervals. In the evaluate (E) interval, the outputs are evaluated from the stable input signals. During the hold (H) interval, outputs are kept stable for supplying the subsequent gate with a stable input signal. Energy is recovered in the interval called recover (R). And for symmetry reasons, a wait (W) interval is inserted, as symmetric signals are easier and more efficient to be generated. This paper analyses the total power dissipation of the multiplexer circuits using the standard logic styles and proposes a new logic style with lesser power dissipation.
Expressions of Multiplexer
A multiplexer is a special type of combinational circuit which selects only one of "n" given data inputs and routes it to the output. The selection of one of the inputs is done by "m" select inputs, with 2 m = n. The block diagram of 8:1 multiplexer is shown in fig. 5 . 
Logic for Proposed Circuit
The first difference between proposed circuit and static CMOS logic gate is the two diodes, one from the output node to the power clock supply and another one is placed next to the NMOS logic to another power clock. Both MOSFETdiodes are used to re-cycle the charges from the output node, to improve discharging speed of internal signal nodes. In this inverter circuit, two sinusoidal power clocks are used, which are out of phase. During the evaluation phase of the power clocks, the potential difference is maximum between the power clocks and load capacitor is charged up to peak value and output is obtained. In the hold phase of the power clock, the charge from the load capacitor is recovered. In this way energy is recovered from the output node. Figure 8 shows the simulation results of the proposed 8:1 multiplexer based on the adiabatic logic. After simulation, the output waveform obtained for the proposed circuit with respect to input I 4 is given in the figure. 
Simulation Result for Proposed Multiplexer

Conclusion
This paper has described a simulation of power efficient 8:1 multiplexer based on adiabatic logic. By implementing the adiabatic charging and energy recovery theory, the proposed circuit gives the lowest result in power dissipation of all the simulated adiabatic multiplexers. The power dissipation measurement by TSPICE proved that this approach lowers the power dissipation. The design principle can also be used for designing more complicated adiabatic CMOS circuits and its logic schemes can be a viable candidate for ultra-low energy computing.
